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Abstract
The study of the graph diameter of polytopes is a classical open problem in polyhedral
geometry and the theory of linear optimization. In this paper we continue the investigation
initiated in [4] by introducing a vast hierarchy of generalizations to the notion of graph
diameter. This hierarchy provides some interesting lower bounds for the usual graph
diameter. After explaining the structure of the hierarchy and discussing these bounds,
we focus on clearly explaining the differences and similarities among the many diameter
notions of our hierarchy. Finally, we fully characterize the hierarchy in dimension two.
It collapses into fewer categories, for which we exhibit the ranges of values that can be
realized as diameters.
MSC 2010: 52B05, 52B55, 52B40, 52C40, 52C45, 90C05, 90C49.
Keywords: diameter of polyhedra, graph of polyhedra, one-skeleton of polytopes, matroids.
1 Introduction
Dantzig’s Simplex method from 1947 and its variations are the most common algorithms for
solving linear programs. It can be viewed as a family of combinatorial local search algorithms
on the graph of a convex polyhedron. More precisely, the search is done over the graph of
the polyhedron, which is composed of the zero- and one-dimensional faces of the feasible region
(called vertices and edges). The search moves from a vertex of the graph to a better neighboring
vertex joined by an edge.
The (graph) diameter (or combinatorial diameter) of a polyhedron is the diameter of its
graph, the length of the longest shortest path among all possible pairs of vertices. Despite great
effort of analysis, it remains open whether there is always a polynomial bound on the shortest
path between two vertices in the graph (see for example [8]). While trying to understand this
well-known problem, the authors of [4] introduced a very natural generalization of the notion
of diameter. Here we continue their work by introducing a hierarchy of possible diameter
definitions. We will see that the hierarchy includes the traditional graph diameter and the
circuit diameter introduced in [4].
In the following we will consider polyhedra of the general form P (b,d) = { z ∈ Rn : Az =
b, Bz ≤ d } for matrices A ∈ ZmA×n, B ∈ ZmB×n. Note that the matrix B should have
full row rank n for the polyhedron to have vertices and edges. The circuits or elementary
vectors associated with matrices A and B are those vectors g ∈ ker(A) \ { 0 }, for which Bg is
support-minimal in the set {Bz : z ∈ ker(A) \ { 0} }. The vectors g are always normalized to
have coprime integer components and thus, there are only finitely many such vectors. It can
be shown that the set of circuits consists exactly of all edge directions of P (b,d) for varying
b and d. In particular the circuits provide augmenting directions to any non-optimal solution
of min{ c⊺z : Az = b, Bz ≤ d } for any choice of b, d and c. It should be noted that the
circuits are as expected related to the matroid of linear dependences of the matrix
(
A O
B I
)
.
Thus by using the circuits as measurement steps for a distance we are allowing for bounds in
a family of parametric polyhedra that result from translation of defining hyperplanes.
We remark that circuits have already played a fundamental role in various aspects of the
theory of linear optimization (see e.g., [1, 2, 3, 6, 9]). Note also that for a linear program,
augmentation along circuit directions is a generalization of the Simplex method: While in the
Simplex method one walks only along the graph (so in particular on the boundary) of one
polyhedron for fixed b,d, the circuit steps could go through the interior of the polyhedron
(but along potential edge directions of other polyhedra in the same parametric family).
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Let us now define a very general notion of distance based on circuits. Let P be a polyhedron
and let C be the set of circuits for the associated matrices A and B. For a pair of two vertices
v(1),v(2) of P , we call a sequence v(1) = y(0), . . . ,y(k) = v(2) a circuit walk of length k if for
all i = 0, . . . , k − 1 we have y(i+1) − y(i) = αig
i for some circuit gi and some αi > 0. Note
that because we are allowing the αi to be arbitrary real non-negative numbers there are walks
that can be infinite, but we restrict our attention to those that are finite and we can define:
The circuit distance from v(1) to v(2) is the minimum length of a circuit walk from v(1) to v(2).
We call a circuit walk that realizes the circuit distance a shortest or optimal walk. The circuit
diameter of P is the maximum circuit distance between any two vertices of P .
Our hierarchy will include different notions of circuit distances which arise by considering
circuit walks that satisfy additional properties. We write P for P (b,d) for fixed b and d:
(e) If y(i) and y(i+1) are neighboring vertices in the graph of the polyhedron for all i =
0, . . . , k − 1, we call the walk an edge walk . This is the term that corresponds to the
classical graph diameter of a polytope.
(f) If y(i) ∈ P for all i = 0, . . . , k − 1, then we say the circuit walk is feasible.
(m) If the extension multipliers αi are maximal, i.e. if y
(i)+αgi is infeasible (i.e., lies outside
P ) for all α > αi, we say that the walk is of maximum extension length or simplymaximal.
Otherwise, we say that the extension is of arbitrary length.
(r) If no circuit is repeated, then we say the walk is non-repetitive.
(b) If no pair of circuits gi,−gi is used, then we say the walk is non-backwards.
(s) Two vectors x and y are sign-compatible with respect to the matrix B defining the
polyhedron P = { z ∈ Rn : Az = b, Bz ≤ d }, if Bx and By belong to the same orthant
of RmB , that is, their i-th components (Bx)i and (By)i satisfy (Bx)i · (By)i ≥ 0 for all
i = 1, . . . ,mB. If all the circuits are pairwise sign-compatible and are sign-compatible
with the vector v(2) − v(1), we say the walk is sign-compatible.
In what follows, we consider circuit distances restricted to different combinations of these
properties and relate them to each other. A prime example would be the following: In the
Simplex method one is limiting augmentation directions to actual edge directions at the current
vertex and always choosing maximal augmentations to another vertex. In particular one ensures
that the next point on the walk is feasible. Hence such walks satisfy the properties (e), (f)
and (m). For several of the distance concepts we present, we liberate ourselves from some of
these restrictions: We try to go from v(1) to v(2) more efficiently by possibly going through
the interior of the polyhedron along linear combinations of circuits. We are even willing to
leave the feasible region if that may yield fewer steps. Figure 1 depicts some walks for different
combinations of these properties.
v(1)
v(2)
v(1)
v(2)
v(2)
v(1)
v(2)
v(1)
Figure 1: An edge walk and a feasible maximal walk (first row). A feasible (repetitive) walk
and an unrestricted walk (second row).
We now introduce a uniform notation for our discussion. We use CD to refer to the circuit
distance from v(1) to v(2) with no further restrictions. When considering only circuit walks
2
on which we impose some of the above restrictions, we denote these restrictions by small
subscript letters as used in the above list of properties. For example CDfs refers to the feasible
sign-compatible circuit distance, where the corresponding walk is feasible and sign-compatible,
while CDfmr means we have to use a feasible, maximal and non-repetitive walk. To have a
simple wording, we call, for example, CDfm the feasible maximal circuit distance and do the
same for all other circuit distances. In addition, we here give explicit names to the four circuit
distances that will form the core of our hierarchy:
Note that CDefm is the classical graph distance in the polytope P , while CDfm corresponds
to the original circuit distance as introduced in [4]. Further, we call CDf the weak circuit
distance and CD the soft circuit distance. As we often have to carefully distinguish different
types of circuit distance, we stick to identifying them by their properties in many cases, but
these four distances are the most fundamental in our work (see Theorem 1 and the central
column of Figure 2).
Why are these distances interesting? First, note the graph diameter is bounded (below) by
diameters that have much weaker properties and that therefore may be much easier to bound
or to compute. Second, we will show the different diameters shed some light on bounding the
graph diameter. For some polytopes the differences are large but in others they are not (e.g.,
in [5] we show there are only small differences for transportation polytopes). Many pairs of
these circuit distances have easy-to-verify relationships to each other. For two given vertices,
e.g. the weak circuit distance CDf is at least as large as the soft circuit distance CD because we
are just imposing an additional constraint. We denote this CDf ≥ CD. If there are polyhedra
with vertices such that these two values differ, we write CDf > CD. Sometimes we will consider
several such combinations at the same time. We then e.g. use CDf(s) > CD(s) to refer to both
CDf > CD and CDfs > CDs. Note that this notation is transitive: Clearly CDfm ≥ CDf ≥ CD
implies CDfm ≥ CD and CDfm > CDf ≥ CD implies CDfm > CD. The main goal of this
paper is to prove inequalities between the different distances, show how they strictly or weakly
bound each other, and show how they differ.
Some general comments are in order before we list our results. First, as we will see later,
some of optimal walks are commutative in the sense that it does not matter in which order we
apply the steps. This happens for the diameters CD and CDfs. Such commutative walks can
be interpreted simply as linear combinations of circuits of the form v(2) − v(1) =
k∑
i=1
αig
i. All
other types of circuit walks have to be regarded as ordered sequences of vectors. In this way,
the distance CD is just a linear algebra bound of the graph diameter that equals the size of a
minimal support of a linear combination of circuits.
Second, it is important to note that reversing the walk from v(1) to v(2) (by taking the
negatives of circuits) gives a walk from v(2) to v(1), but this new walk may not necessarily
satisfy the same properties. See [4] for a simple counterexample with respect to CDfm. However,
fortunately all of the distance concepts besides CDfm(b)(r), are symmetric in the sense that the
reversed walk satisfies the conditions the original walk did and thus the distance from v(2) to
v(1) is the same as the distance from v(1) to v(2). Finally, sign-compatible walks may not be
obviously natural for the non-expert, but it was shown in [7] they play a significant role in
showing that there is a selection strategy such that only polynomially many circuit greedy-
like augmentation steps that respect sign-compatibility are needed to reach an optimal linear
programming solution (a fact that is still unresolved for the Simplex method). However, it is
still an open problem how to implement this greedy-type augmentation oracle in polynomial
time.
Our Contributions
Our main result is the following
Theorem 1. The circuit distances satisfy a hierarchy as depicted in Figure 2. The sign ≥,
denotes that for any given pair of vertices one type of circuit distance always upper bounds the
other. Respectively, > means that one diameter strictly upper bounds the other and that there
exists a polyhedron with a pair of vertices for which the two distances strictly differ.
Section 2 first presents some general properties and observations on our distances. We
explain why the hierarchy contains precisely the depicted notions of circuit distances and why
they satisfy the respective “weak inequalities”. One key result of this discussion is
3
feasible
maximal
edge walk
non-repetitive
non-backwards
sign-
compatible
sign-
compatible
CDefmb >
7
CDefm <
8
CDefmr
> > >
4 4 4
CDfmb >
9
CDfm <
10
CDfmr
> >>
5 55
CDfb ≥ CDf
>
<
6
12
CDfr
<
12
≤
CDfbr
<
13
CDfbr
<
CDfs
13
CDfs
CD
Figure 2: A hierarchy of circuit distances.
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Theorem 2. Let P = { z ∈ Rn : Az = b, Bz ≤ d } with A ∈ ZmA×n, B ∈ ZmB×n. be a
polyhedron in Rn. For all pairs of vertices of P the distances CDf , CDfb, CDfr, CDfbr, and
CD are bounded above by the distance CDfs. Moreover, all these distances are smaller or equal
to min{n− rank(A), rank(A)− n+mB}.
We then perform the core part of the proof of Theorem 1: We exhibit polytopes with pairs
of vertices v(1), v(2) for which the length of optimal walks with the respective properties differ.
We prove that almost all circuit distances in the hierarchy are indeed distinct and thus viable.
Observe that the results on the circuit distances transfer to statements about the diameters of
polyhedra being different too.
In Section 3, we discuss the hierarchy for dimension n = 2, denoting the circuit distances by
CD2. We show that many different distance notions collapse into only a few distinct distances.
The resulting hierarchy is depicted in Figure 3 and proved in the following theorem, together
with the possible distances of vertices in (two-dimensional) polygons.
Theorem 3. For n = 2 the circuit hierarchy collapses as depicted in Figure 3.
More precisely, for a polygon on k vertices we obtain
CD2efmb ∈ {1, . . . , k − 3} (k ≥ 5)
CD2efm = CD
2
efmr ∈
{
1, . . . ,
⌊
k
2
⌋}
CD2fm(b)(r) ∈
{
1, . . . ,
⌊
k
2
⌋}
CD2f = CD
2
fr = CD
2
fb = CD
2
fbr = CD
2
fs = CD
2 ∈ {1, 2}
Further there are polygons with pairs of vertices that attain the maximal distances in the ranges
claimed above.
feasible
maximal
edge walk
non-repetitive
non-backwards
sign-compatible
CD2efmb >
7
CD2efm
> >
>4 4 4
CD2fmb >
9
CD2fm <
10
CD2fmr
>
5
CD2
Figure 3: The hierarchy of circuit distances in dimension two.
2 Proof of Theorem 1
Before we start with the technical details of the proof of Theorem 1, there are a few comments
to make. Figure 2 depicts a total of 12 different notions of circuit distance. For sake of having
a clear layout the lower left and lower right parts refer to the same classes.
The very first horizontal layer of the table contains edge walks, which we group by a
small surrounding box. An edge walk always is both feasible and maximal, so there are only
combinations that contain all of these properties at the same time. We distinguish between
CDefm and CDefmb, CDefmr. By imposing an additional constraint we directly have CDefmb ≥
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CDefm and CDefmr ≥ CDefm, but we will show the stronger statements CDefmb > CDefm and
CDefmr > CDefm. The corresponding proofs are in Lemmas 7 and 8. We generally indicate
the numbers of the associated lemmas at the inequality symbols.
There is no CDefms, as such an edge walk is not necessarily well-defined in the sense that
there is not always a sign-compatible edge walk from one vertex to another. In fact, this even
holds for all feasible maximal circuit walks, which are listed in the second layer.
Lemma 1. For n = 2, there is a polytope with a pair of vertices such that there is no feasible
maximal sign-compatible circuit walk from one vertex to the other one. In particular there is
no feasible maximal sign-compatible edge walk.
Proof. Consider the polytope
P =
{
x ∈ R2 : l ≤ Bx ≤ u
}
defined by
B =


1 0
1 1
1 −1
1 −2

 , l =


0
0
−1
−3

 , u =


∞
6
4
∞

 .
All possible edge directions g of P are given by
±
(
0
1
)
, ±
(
1
−1
)
, ±
(
1
1
)
, ±
(
2
1
)
,
and the corresponding vectors Bg are
±


0
1
−1
−2

 , ±


1
0
2
3

 , ±


1
2
0
−1

 , ±


2
3
1
0

 .
We want to perform circuit walks from v(1) = (2,−2)T to v(2) = (1, 2)T . We haveB
(
v(2) − v(1)
)
=
(−1, 3,−5,−6)T . The only sign-compatible circuits are (0, 1)T (as B(0, 1)T = (0, 1,−1,−2)T )
and (−1, 1)T (as B(−1, 1)T = (−1, 0, 2, 3)T ). But choosing direction (0, 1)T as well as choosing
(−1, 1)T for a first feasible maximal circuit step at v(1) yields points from which we cannot
reach v(2) with circuits that are sign-compatible with v(2) − v(1).
v(1)
v(2)
Figure 4: All feasible maximal circuit steps at v(1) that are sign-compatible with v(2) − v(1).
In contrast, one can show that two vertices of a polyhedron P = { z ∈ Rn : Az = b, Bz ≤
d }, are – in our wording – connected by a feasible sign-compatible circuit walk of boundable
length. So in particular CDfs is well-defined.
Lemma 2. Let P = { z ∈ Rn : Az = b, Bz ≤ d } be a polyhedron in Rn and let v(1),v(2) be
two of its vertices. Then there is a feasible sign-compatible circuit walk from v(1) to v(2) of
length at most min{rank(A)− n+mB, n− rank(A)}.
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Proof. It suffices to consider the case rank
((
A
B
))
= rank(A) + rank(B). Otherwise the repre-
sentation of P has redundant rows in the matrix B and the bound derived below may only
become lower.
Let ∼ ∈ {=,≤,≥}mB such that its i-th component ∼i is defined as
∼i=


≤ if
(
B(v(2) − v(1)
)
i
< 0
= if
(
B(v(2) − v(1)
)
i
= 0
≥ if
(
B(v(2) − v(1)
)
i
> 0
.
Then v(2) − v(1) ∈ {x ∈ Rn : Bx ∼ 0} =: C∼. This is a polyhedral rational cone in which
all elements are pairwise sign-compatible. Observe that Bv(i) ≤ d and at least n − rank(A)
linear independent inequalities of this kind are tight. Hence (B(v(2) − v(1)))i = 0 for at least
2(n− rank(A))−mB (linearly independent) inequalities if mB ≤ 2(n− rank(A)) (and possibly
for none ifmB ≥ 2(n−rank(A))). Hence C∼ has dimension at most n−(2(n−rank(A))−mB) =
2 rank(A)−n+mB if mB ≤ 2(n−rank(A)) (and dimension at most n if mB ≥ 2(n−rank(A))).
Let H∼ be the unique minimal generating set of C∼∩ker(A) over R, where the components
of each vector in H∼ are scaled to integers with greatest common divisor one. Then all elements
in H∼ are circuits. Note that dim(C∼ ∩ ker(A)) = dim(C∼) − rank(A) due to rank
((
A
B
))
=
rank(A) + rank(B) and hence dim(C∼ ∩ ker(A)) ≤ rank(A)− n+mB if mB ≤ 2(n− rank(A))
(and dim(C∼ ∩ ker(A)) ≤ n− rank(A) if mB ≥ 2(n− rank(A))). By Caratheodory’s Theorem
v(2) − v(1) ∈ C∼ ∩ ker(A) can thus be written as a combination of at most rank(A)− n+mB
(respectively n− rank(A)) of the generators contained in H∼.
By transitivity of the inequalities in the hierarchy, this upper bound on CDfs transfers to
many of the distances. This proves Theorem 2.
Let us add what the given bound looks like for two widely-used types of polyhedra in whose
description the matrix A, respectively B does not appear.
Corollary 1. Let P = { z ∈ Rn : Az = b, z ≥ 0 } be a polyhedron in Rn and let v(1),v(2) be
two of its vertices. Then there is a feasible sign-compatible circuit walk from v(1) to v(2) of
length at most min{rank(A), n− rank(A)}.
Proof. Note that B = −In. The claim then follows from Lemma 2 by using mB = n .
Corollary 2. Let P = { z ∈ Rn : Bz ≤ d } be a polyhedron in Rn and let v(1),v(2) be two of
its vertices. Then there is a feasible sign-compatible circuit walk from v(1) to v(2) of length at
most min{mB − n, n}.
Proof. There is no matrix A in the description of the polyhedron, so the claim follows from
Lemma 2 by using rank(A) = 0.
We now relax the constraint (e) and allow circuit walks through the interior of the polyhe-
dron. For feasible maximal circuit walks we again distinguish between CDfm and CDfmb, CDfmr
and we prove that these concepts do not coincide in Lemmas 9 and 10, that is, CDfm < CDfmb
and CDfm < CDfmr. Additionally, we show that the second layer connects to the first one not
only by the obvious weak inequalities, but by CDefm(b)(r) > CDfm(b)(r) in Lemma 4, using a
polytope from [4].
In the third and lower layers of the table, we drop the maximality condition. This may
again reduce the distance of vertices, which we show in Lemma 5. We further prove that
requiring a non-repetitive walk may increase the distance of a feasible walk, i.e. CDfr > CDf
and CDfbr > CDfb by constructing a special four-dimensional polytope in Lemma 12. In
contrast we only know CDfb ≥ CDf and CDfbr ≥ CDfr when the non-backwards restriction is
dropped. These are the only weak inequalities in the hierarchy, and we conjecture that these
are strict as well. In Lemma 14, we explain why a polytope proving this conjecture has to be
of dimension five or higher.
We conclude the feasible circuit walks with sign-compatible ones, i.e. CDfs. Unlike the
many combinations where a weak inequality is clear from imposing additional or less constraints,
it is not obvious for CDfs ≥ CDfbr.
Lemma 3. Any optimal sign-compatible circuit walk is in fact feasible, non-backwards and
non-repetitive.
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Proof. It follows immediately from the definition of sign-compatible walks, that these are fea-
sible. In fact, the steps of a sign-compatible circuit walk can be applied in arbitrary order,
yielding feasible sign-compatible walks again. Hence by reordering, we can assume that all
steps that use a circuit ±gi are applied consecutively. Thus these multiple steps could be
combined into a single circuit step which yields a shorter circuit walk.
Later we will prove in Lemma 13 that even CDfs > CDfbr holds.
In the final part of the hierarchy, shown in the lowest horizontal layer of the table, we do
not even require feasibility. This can indeed be an advantage as demonstrated in Lemma 6.
Here we only have to consider CD. Lemma 3 tells us that every optimal sign-compatible walk
is feasible, hence CDs = CDfs, and similar arguments show that optimal soft circuit walks are
non-repetitive and non-backwards, that is CD = CDr = CDb.
Let us point out that there are classes of polyhedra for which the whole hierarchy ‘col-
lapses’. For example, in simplices all pairs of vertices are connected by an edge, so all circuit
diameters equal one. For any n-dimensional zonotope, all circuit diameters are equal to n;
the n-dimensional cube is a particularly simple special case. Recall that a zonotope is point-
symmetric with respect to its center of gravity. Vertices that correspond to each other with
respect to the point symmetry are connected by an edge walk of length exactly n. Using any
set of circuits and no restrictions on the walk we cannot do any better, as the circuits here
correspond to the actual, existing edge directions.
Finally we turn to the proofs for the ‘strict inequalities’ in our hierarchy. We begin with
the relation of edge walks and feasible maximal circuit walks.
Lemma 4 (CDefm(b)(r) > CDfm(b)(r)). For n = 2, there is a polytope with a pair of vertices
for which every optimal feasible maximal circuit walk is not an edge walk, and there is such
a walk that is non-repetitive and non-backwards. Hence the distances CDefm and CDfm, the
distances CDefmb and CDfmb, and the distances CDefmr and CDfmr differ in this case.
Proof. In the polytope below, an optimal edge walk from v(1) to v(2) along the edges has length
three, while there is a feasible maximal non-repetitive non-backwards circuit walk of length
two.
v(1)
v(2)
v(1)
v(2)
Figure 5: An optimal edge walk and an optimal feasible maximal walk.
Next we turn to dropping maximality of a feasible circuit walk.
Lemma 5 (CDfm(b)(r) > CDf(b)(r)). For n = 2, there is a polytope with a pair of vertices
for which every optimal feasible circuit walk is not maximal, and there is such a walk that is
non-repetitive and non-backwards. Hence the distances CDfm and CDf , the distances CDfmb
and CDfb, and the distances CDfmr and CDfr differ in this case.
Proof. In the polytope below, an optimal feasible maximal walk from v(2) to v(1) has length
at least three: No matter which circuit direction we apply at v(2) with maximum length, we
cannot get to v(1) in just one additional step.
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v(1)
v(2)
Figure 6: Possible first feasible maximal circuit steps at v(1).
On the other hand, there is a feasible non-repetitive non-backwards circuit walk of length
two.
v(1)
v(2)
Figure 7: A feasible circuit walk of length two.
We now show that a soft circuit walk may be shorter than an optimal feasible circuit walk.
Lemma 6 (CDf > CD). For n = 3, there is a polytope with a pair of vertices for which no
optimal circuit walk with respect to CD is feasible, and there is such an optimal walk that is
sign-compatible. Hence the distance CDf and CD differ in this case.
Proof. The polytope below is obtained from a cube by cutting off six of its vertices using three
pairs of hyperplanes, and keeping an opposite pair v(1),v(2) of vertices as depicted. Assume
the center of gravity of the cube is 0. Then the normals of these hyperplanes are equal to the
coordinates of the vertices cut off. The ‘depth’ of the cuts is arbitrarily small.
Any feasible circuit walk from v(1) to v(2) has length at least three: To see this we illustrate
the directions of all possible first steps at v(1) (red) and all possible last steps to v(2) (green)
of a feasible circuit walk. Note that these steps are not necessarily maximal.
v(1)
v(2)
v(1)
v(2)
Figure 8: Possible first and last steps of a circuit walk from v(1) to v(2).
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Clearly there is no point that (a) can be reached in a single step from v(1) and (b) from
which one can reach v(2) in a single step. Hence any feasible circuit walk from v(1) to v(2) has
length at least three.
On the other hand, there is a soft circuit walk of length two from v(1) to v(2).
v(1)
v(2)
Figure 9: A soft circuit walk of length two.
The following two lemmas explain why allowing the use of edge directions both gi and −gi
or the repeated use of an edge direction gi can yield a shorter edge walk.
Lemma 7 (CDemfb > CDefm). For n = 2, there is a polytope with a pair of vertices for which
the unique optimal edge walk is backwards. Hence the distances CDefmb and CDefm differ in
this case.
Proof. In the polytope below, the unique non-backwards edge walk from v(1) to v(2) has length
four, while there is an edge walk of length three that uses edges in opposite directions.
v(1)
v(2)
v(1)
v(2)
Figure 10: An optimal non-backwards edge walk and a backwards edge walk.
Lemma 8 (CDefmr > CDefm). For n = 3, there is a polytope with a pair of vertices for which
the unique optimal edge walk is repetitive. Hence the distances CDefmr and CDefm differ in
this case.
Proof. We construct a polytope with the claimed property by cutting off vertices of a three-
dimensional cube as illustrated in the following figures:
10
Figure 11: Constructing the polytope by cutting of vertices (marked with dots).
We obtain the polytope below, in which there is a repetitive edge walk from v(1) to v(2) of
length four. It is easy to check that any other edge walk from v(1) to v(2) has length at least
five.
v(1)
v(2)
Figure 12: Unique optimal edge walk from v(1) to v(2).
Backwards or repetitive circuit walks also can be shorter than their respective counterparts.
First we exhibit a polytope to see this for backwards walks.
Lemma 9 (CDfmb > CDfm). For n = 2, there is a polytope with a pair of vertices for which
every optimal feasible maximal circuit walk is backwards. Hence the distances CDfmb and CDfm
differ in this case.
Proof. We consider the polytope on 11 vertices depicted in Figure 13; the lower subfigure is a
zoomed-in view on the right part of the polygon. The edge directions are given by(
1
1
)
,
(
1
0
)
,
(
−1
1
)
,
(
3
−10
)
,
(
2
−10
)
,
(
1
−10
)
,
(
1
10
)
,
(
2
10
)
,
(
3
10
)
.
There is a feasible maximal circuit walk of length three from v(1) to v(5) that is backwards.
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v(1) = (19, 9)
v(2) = (27, 1)
v(5) = (27 27100 , 0)
v(8) = (27,−1)
(0, 0) = v(10)
(1,−1) = v(9)
(9, 9) = v(11)
v(2) = (27, 1)
v(3) = (27 24100 ,
2
10 )
(27 26100 ,
1
10 ) = v
(4)
v(5) = (27 27100 , 0)
(27 26100 ,−
1
10 ) = v
(6)
v(7) = (27 24100 ,−
2
10 )
v(8) = (27, 1)
Figure 13: A polytope with a feasible maximal backwards circuit walk of length three.
Every other feasible maximal circuit walk from v(1) to v(5) has length at least four. To
see this, we illustrate all possible combination of first (dashed) and second feasible maximal
circuit steps in Figure 14. From none of these second step points we can reach v(5) in only one
additional step, except from the point v(10) in the top left picture. But this is the backwards
circuit walk as depicted in Figure 13. Observe that all second steps that end in the edge
(v(11),v(1)) have coordinates (x, 9)T for an integral x, in particular we cannot go to v(5) =
(27 27100 , 0)
T by applying the circuit (−1, 1)T at these points. The final sketch is a zoomed-in
view on the bottom right picture. It illustrates all possible second steps after applying (−1, 1)T
at v(1).
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v(5)
v(3)
v(7)
(27 15
100
,−
1
2
)
Figure 14: Possible combinations of first and second feasible maximal circuit steps from v(1).
Similarly, one may obtain a shorter circuit walk by to allowing oneself to use a repeated
circuit.
Lemma 10 (CDfmr > CDfm). For n = 2, there is a polytope with a pair of vertices for which
every optimal feasible maximal circuit walk is repetitive. Hence the distances CDfmr and CDfm
differ in this case.
Proof. We consider the following polytope on nine vertices depicted in Figure 15. Note that
there are two edges e0 and e7 with direction (1, 0)
T , an edge e1 with direction (1,−1)
T , an
edge e6 with direction (1, 1)
T and the edge e8 with direction (0, 1)
T . Further, in the right part
there are four steeper edges: e2 with direction (1,−4)
T , e3 with direction (1,−5)
T , e4 with
direction (1, 5)T , e5 with direction (1, 4)
T .
v(2) = (10, 10)
v(3)
v(5)
v(7)
v(8) = (10,−10)
(0, 10) = v(1)
(0,−10) = v(9)
e0 e1
e6e7
e8
v(3) = (19, 1)
v(4) = (19 18 ,
1
2 )
v(5) = (19 940 , 0)
v(6) = (19 18 ,−
1
2 )
v(7) = (19,−1)
e2
e3
e4
e5
Figure 15: The polytope for the proof of Lemma 10.
There is a feasible maximal circuit walk of length three from v(1) to v(5) that is repetitive.
v(2) = (10, 10)
v(5) = (19 940 , 0)
(0, 10) = v(1)
(0, 0)
Figure 16: A feasible maximal repetitive circuit walk of length three.
13
Every other circuit walk from v(1) to v(5) has length at least four. Therefore we illustrate
all possible combination of first (dashed) and second steps in Figure 17. From none of these
second step points we can reach v(5) in only one additional step, except from the point (0, 0)
in the first picture. But this is the repetitive circuit walk as in Figure 16. For those points for
which it might not be immediately obvious that we cannot get to v(5) in only one more step,
we added the coordinates for a convenient verification that we cannot reach v(5) = (19 940 , 0)
with any edge direction.
(16 2
3
, 3 1
3
)
(17, 3)
(9, 10)
(9, 10)(8, 10)
Figure 17: Possible combinations of first and second feasible maximal circuit steps from v(1).
The following lemma tells us that for an example for CDfr > CDf we need a polytope in
dimension at least four. In Lemma 12 we show that such a polytope indeed exists.
Lemma 11. For n ≤ 3, every optimal feasible circuit walk is non-repetitive. Hence the dis-
tances CDf and CDfr coincide in this case.
Proof. Clearly repetitive circuit walks have length at least three. In case any optimal circuit
walk between two vertices is repetitive, any feasible non-repetitive circuit walk must have length
at least four. But in dimension ≤ 3 there always is a such a circuit walk of length at most
three by Lemmas 2 and 3.
Lemma 12 (CDfr(b) > CDf(b)). For n = 4, there is a polytope with a pair of vertices for which
every optimal feasible circuit walk is repetitive (but non-backwards). Hence the distances CDf
and CDfr and the distances CDfb and CDfrb differ in this case.
Proof. Let the polytope
P =
{
x ∈ R4 : l ≤ Ax ≤ u
}
be defined by
A =


1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1
1 1 0 0
1 0 1 0
1 0 0 1


, l =


0
0
0
0
−∞
−∞
−∞


, u =


3/2
1
1
1
2
2
2


.
The rows of the matrix A define directions of 11 hyperplanes bounding the polytope.
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The vertices are the intersections of four of these hyperplanes, in case this intersection is
a single point that is contained in P . A simple computation shows that we have 23 vertices(
{0, 1}4\{(1, 0, 0, 0)T}
)
∪
({
3
2
}
×
{
0, 12
}3)
. In particular v(1) := (0, 0, 0, 0)T and v(2) :=
(1, 1, 1, 1)T are vertices of P .
The circuits are the potential edge directions for varying l and u, that is, they are given
by the intersection of three hyperplanes, in case this intersection is 1-dimensional. Again it
is not hard to compute that these directions are ±ei (where ei is the i’th unit vector) and
±
(
{1} × {0,−1}3
)
and hence constitute the set of circuits.
Claim: Every feasible circuit walk from v(1) = (0, 0, 0, 0)T to v(2) = (1, 1, 1, 1)T of length at
most three is repetitive.
Proof of claim: We investigate how we can reach v(2) = (1, 1, 1, 1)T in at most three feasible
circuit steps. Observe that in particular we cannot apply circuits that violate the lower bounds
of 0 or the upper bounds of 32 (respectively 1). Hence as a first feasible circuit step, we can
only apply e1 or w.l.o.g. e2.
Applying e2 yields a point (0, x2, 0, 0)
T with x2 ≤ 1. In the second step we can either
apply w.l.o.g. e3, giving (0, x2, x3, 0)
T with x2, x3 ≤ 1, or we apply e
1 or (1,−1, 0, 0)T giving
(x1, x2, 0, 0)
T with x1 ≤
3
2 , x2 ≤ 1. From neither of this points we can go to v
(2) = (1, 1, 1, 1)T
with one more circuit step: We cannot increase the first and the last component at the same
time, nor increase the last two components by one simultaneously without decreasing the first
component to ≤ 12 .
Applying e1 as a first step yields a point (x1, 0, 0, 0)
T with x1 ≤
3
2 . In the next step
we can either increase only one component w.l.o.g. only the second one (by applying e2 or
(−1, 1, 0, 0)T ), giving (x1, x2, 0, 0)
T with x1 ≤
3
2 , x2 ≤ 1, but as before we cannot reach v
(2) in
one more circuit step. Otherwise in the second step we increase at least two components (by
applying (−1, 1, 1, 1)T or w.l.o.g. (−1, 1, 1, 0)T ), giving (x1, x2, x3, x4)
T with x1+x2 = x1+x3 =
x1+x4 ≤
3
2 , x2, x3, x4 ≤ 1 (respectively (x1, x2, x3, 0)
T with x1+x2 = x1+x3 ≤
3
2 , x2, x3 ≤ 1).
In particular we know that x2 = x3 < 1 or x1 < 1. Hence to reach to v
(2) = (1, 1, 1, 1)T in one
more step, we have to increase the second and third component simultaneously to 1 (which
decreases the first component to ≤ 12 ), or we have to increase the first one without decreasing
any other component (that is, we apply e1 again). This proves our claim.
On the other hand, applying the circuits e1, (−1, 1, 1, 1)T and e1 with step length one each
is indeed a feasible non-backwards circuit walk of length three from v(1) to v(2).
Lemma 13 (CDfs > CDfbr). For n = 3, there is a polytope with a pair of vertices for which
every optimal feasible circuit walk is not sign-compatible, and there is such a walk that is non-
repetitive and non-backwards. Hence the distance CDfs differs from CDfbr, CDfr, CDfb, and
CDf .
Proof. Consider the polytope
P =
{
x ∈ R3 : l ≤ Bx ≤ u
}
defined by
B =


1 0 0
0 1 0
0 0 1
1 1 0
1 0 1

 , l =


0
0
0
−∞
−∞

 , u =


∞
1
1
2
2

 .
All possible edge directions g of P are given by
±

 10
0

 , ±

 01
0

 , ±

 00
1

 , ±

 1−1
0

 , ±

 10
−1

 , ±

 1−1
−1

 ,
and the corresponding vectors Bg are
±


1
0
0
1
1

 , ±


0
1
0
1
0

 , ±


0
0
1
0
1

 , ±


1
−1
0
0
1

 , ±


1
0
−1
1
0

 , ±


1
−1
−1
0
0

 .
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We want to perform circuit walks from v(1) = (0, 0, 0)T to v(2) = (1, 1, 1)T . We have
B
(
v(2) − v(1)
)
= (1, 1, 1, 2, 2)T . Hence only the unit vectors e1, e2 and e3 can be applied
in sign-compatible walks. Thus an optimal feasible sign-compatible walk from v(1) = (0, 0, 0)T
to v(2) = (1, 1, 1)T has length at least three, as we have to apply all three unit vectors.
v(1)
v(2)
Figure 18: A feasible sign-compatible circuit walk of length three.
On the other hand, there is a feasible non-repetitive non-backwards circuit walk of length
two that is not sign-compatible.
v(1)
v(2)
Figure 19: A feasible not sign-compatible circuit walk of length two.
The following lemma tells us that for an example for CDfb > CDf we need a polytope in
dimension at least five.
Lemma 14. For n ≤ 4, every optimal feasible circuit walk is non-backwards. Hence the
distances CDf and CDfb coincide in this case.
Proof. We first show that if an optimal feasible circuit walk is backwards then it has length at
least four. Clearly it has length at least three. Assume there is a polytope with vertices v(1)
and v(2) that are connected by a feasible circuit walk
v(1) = y(0), y(1) = y(0) + α1g
1, y(2) = y(1) + α2g
2, y(3) = y(2) + α3(−g
1) = v(2)
that is, the walk is backwards. But then there is a feasible circuit walk from v(1) to v(2) of
length two,
v(1) = y(0), y¯(1) = y(0) + (α1 − α3)g
1, y¯(2) = y¯(1) + α2g
2 if α1 ≥ α3 ,
respectively
v(1) = y(0), y¯(1) = y(0) + α2g
2, y¯(2) = y¯(1) + (α3 − α1) (−g
1) if α1 < α3 .
Clearly these circuit walks satisfy y¯(2) = v(2) and are indeed feasible by convexity of the
polytope. Therefore a feasible backwards circuit walk of length three cannot be optimal.
Now in case any optimal circuit walk between two vertices is backwards, any feasible non-
backwards circuit walk must have length at least five. But Lemmas 2 and 3 imply that for
n ≤ 4 there always is a feasible non-backwards circuit walk of length at most four.
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3 Diameter hierarchy in dimension two
We conclude this paper with a discussion of the different notions of circuit distances in dimen-
sion n = 2. It is easy to see that in this situation the graph diameter is given by
⌊
k
2
⌋
, where k
is the number of vertices of the polygon. In particular this number tells us which values CD2efm
can take. In this section we prove Theorem 3 that states the possible ranges of all the notions
of circuit distances, and tells us which distance categories coincide for n = 2 and which remain
different. Finally, we will exhibit that CD2efm(b)(r) and CD
2
fm(b)(r) can differ significantly in
Lemma 16.
Proof of Theorem 3. Note that Lemma 4, Lemma 5, Lemma 9 and Lemma 10 show the
inequality of the corresponding circuit distances in dimension two and hence also prove the
strict inequalities in the circuit hierarchy in Figure 3. Again the numbers near the inequality
symbols refer to these lemmas.
A polygon on k vertices and a pair of vertices with CD2efmb
(
v(1),v(2)
)
= k − 3 is readily
derived from the one given in Figure 10 in Lemma 7 by putting k − 4 vertices ‘to the left’ of
v(1) and v(2).
In dimension two there are no repetitive edge walks and hence CD2efm = CD
2
efmr. The
claimed range of values for distances of vertices is obvious.
For CD2fm(b)(r) we only have to show that there are indeed vertices with feasible maximal
circuit distance
⌊
k
2
⌋
. Lemma 15 proves this for even k and can easily be extended to odd k by
adding another vertex.
For
CD2f = CD
2
fr = CD
2
fb = CD
2
fbr = CD
2
fs = CD
2 ∈ {1, 2}
it is enough to recall Lemma 2. 
To complete the proof of Theorem 3, we still have to show that there are polygons with
vertices that have feasible maximal circuit distance
⌊
k
2
⌋
. For the sake of a clean presentation,
we provide the proof for k even. It can readily be extended to the general case.
Lemma 15. Let k be even. Then there is a polygon on k vertices with diameter k2 with respect
to CD2fm .
Proof. Let k even be given. We construct a polygon on vertices v(0), . . . ,v(k−1) with edges(
v(i),v(i+1)
)
= ei for i = 0, . . . , k − 1 (where v
(k) := v(0)) such that CD2fm
(
v(0),v(
k
2
)
)
= k2 .
The corresponding edge walk will be an optimal maximal circuit walk.
Note that for n = 2, the edges are the facets of the polygon. Thus there is a direct
correspondence of the circuits and the edges as ‘edge directions’. We will exploit this for a
simpler wording in the following, talking about ‘walking along edges’ or ‘in direction of an
edge’.
First of all we fix the edge directions and hence the set of circuits associated with P . To this
end choose k2 slopes 0 > s0 > s1 > s2 > . . . > s k2−1
arbitrarily. In the upcoming construction
we assign edge e0 slope −s0; edge ek−1 slope s0, and for i = 1, . . . ,
k
2 − 1 we assign ei slope si
and ek−1−i slope −si. This will produce a polygon of shape as depicted in Figure 20. Observe
that the slopes of the edges on an edge walk from v(1) to v(
k
2
) iteratively become less, just as
the slopes of the edges from v(k−1) to v(
k
2
) become steeper. Further the polygon is symmetric
with respect to the first coordinate axis (which we call x1-axis from now on).
It remains to arrange the vertices. We do this iteratively, fixing a pair of vertices v(i),v(k−i)
in each step such that in P the following property (*) is satisfied:
(*)
Every maximal feasible circuit walk starting at v(0) of length at most k2 that
contains a point v′ with larger x1-coordinate than v
(i) or v(k−i) (or equivalently,
that hits an edge ej with i ≤ j ≤ k − 1− j) must contain v
(i) or v(k−i).
This will immediately imply that the circuit distance CD2fm from v
(0) to v(
k
2
) is k2 : Every
circuit walk of length at most k2 from v
(0) to v(
k
2
) does reach a v′ with larger x1-coordinate
than every v(i) for all i = 1, . . . , k2 − 1. (We will informally call this ‘going beyond v
(i)’ from
now on.) Hence by (*), any such circuit walk must contain a vertex from each of these k2 − 1
pairs of vertices. This takes at least k2 − 1 steps, and it takes one additional step to reach the
target vertex v(
k
2
).
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v(1)
v(2)
v(3)
v(4) = v(
k
2
)
v(5)
v(6)
v(7)
v(0)
e0
e1
e2
e3
e4
e5
e6
e7
Figure 20: Sketch of the polygon for k = 8.
Construction of initial vertices: Fix v(0) = (0, 0). Let edges e0, respectively ek−1, start at
v(0) and end in a v(1) on e0 and a v
(k−1) on ek−1 such that v
(1) and v(k−1) have identical
x1-coordinates.
(*) holds for the pair v(1),v(k−1): At v(0) we can only apply circuit steps with directions
e0 or ek−1 (any other direction is too steep). As we apply maximal steps, the second point of
any circuit walk is either v(1) or v(k−1).
Construction of a pair of vertices: Let the vertices v(0),v(1), . . . ,v(i),v(k−i), . . .v(k−1),
i < k2 − 1, be constructed and satisfy (*). We now construct the vertices v
(i+1),v(k−i−1)
together with the incident edges ei, ek−1−i.
1. Let edges with directions ei (respectively ek−1−i) start at v
(i) (respectively v(k−i)). Let
w(i) be their intersection (which has x2-coordinate 0). This defines a polygon Pi.
v(1)
v(2)
v(7)
v(6)
w(2)v(0)
e0
e1
e2
e5
e6
e7
Figure 21: The polygon P2 for k = 8.
2. In Pi consider all feasible maximal circuit walks of length at most
k
2 that begin at v
(0) and
do not walk along the (actual) edge ei (respectively ek−1−i) to the vertexw
(i). Then none
of these walks contains w(i): A step that hits w(i) is not allowed to go along the edges we
just inserted by definition and we cannot reach w(i) from e0 (respectively ek−1) in one
circuit step by construction. Hence it must start at an edge ej with w.l.o.g. 0 < j < i.
But then there would have been a feasible maximal circuit walk of length at most k2 in
Pj that goes beyond v
(j) which contradicts the definition of v(j) in Pj .
3. Among all points contained in all of these circuit walks, there are points that have a
largest x1-value. These points lie on the edges ei (respectively ek−1−i) by construction.
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We now set v(i+1) to be such a point on ei (respectively v
(k−1−i) on ek−1−i). This yields
a pair of vertices v(i+1),v(k−1−i) of identical x1-value and with v
(i+1),v(k−1−i) 6= w(i)
(with the same arguments as before).
We have to show that v(i+1) and v(k−i−1) satisfy (*) in P . Therefore, consider a maximal
feasible circuit walk in P starting at v(0) and of length at most k2 that goes beyond v
(i+1).
This walk in P translates to a walk in Pi and clearly these walks in P and Pi coincide until
they go beyond v(i+1) (in both P and Pi) by applying some circuit g
j at some point y(j)
in the respective circuit walks. Let y(j+1) be the subsequent point in the circuit walk in P ,
respectively y¯(j+1) in Pi. In particular these y
(j+1) and y¯(j+1) have a larger x1-value than
v(i+1). By construction of v(i+1) we can only go beyond v(i+1) in at most k2 circuit steps in
Pi when going along the (actual) edge w.l.o.g. ei. Hence w.l.o.g. g
j is the edge direction ei
and y(j) ∈ ei. Thus we have y
(j) = v(i+1) as we apply maximal steps, in particular the vertex
v(i+1) is contained in the circuit walk in P .
Construction of target vertex: Set v(
k
2
) := w(i) for i = k2 − 1. This concludes the construc-
tion of a polygon P with property (*).
Theorem 3 tells us that CD2(f(b)(r)(s)) is constant always one or two, while the other distances
can be linear in the number of vertices, in particular CD2fmb. It remains to investigate how
CD2efm(b)(r) and CD
2
fm(b)(r) are related to each other. We conclude by demonstrating that
there are polygons for which the former grows linear in the number of vertices while the latter
remains constant.
Lemma 16. Let P be a regular polygon on k vertices. Then the diameter with respect to
CD2efm(b)(r) is given by
{
k−1
2 if k odd
k
2 if k even
, and the diameter with respect to CD2fm(b)(r) is
given by
{
1 if k odd
2 if k even
.
Proof. For CD2efm(b)(r) the claim is obvious.
To determine the circuit distances CDfm(b)(r), let v
(1), . . . ,v(k) (v(k+1) := v(1)) be the
vertices of the polygon and (v(i),v(i+1)) its edges. Let k be odd. It suffices to show that from
v(1) we can reach any other vertex in just a single circuit step. For this, it is enough to see
v(2i) = v(1)+α · (v(i+1)−v(i)) for some α and v(2i+1) = v(1)+α′ · (v(
k+1
2
+i)−v(
k+1
2
+i+1)) for
some α′.
v(1) v(3) = v(2·1+1)
v(5) = v(
7+1
2
+1)v(
7+1
2
+1+1) = v(6)
Figure 22: A circuit step from v(1) to v(3) and the edge of corresponding direction.
Now let k be even. First observe that there are always two collinear edges and hence not
all pairs of vertices are connected by a single circuit step, i.e. the diameter cannot be equal to
one. As before, we have v(2i) = v(1) + α · (v(i+1) − v(i)) for some α. In case we want to walk
from v(1) to v(2i+1) we first go to v(2i) and then along edge (v(2i),v(2i+1)), as depicted in the
walk from v(1) to v(5) in Figure 3. Hence the regular k-polygon for k even has diameter 2 with
respect to CD2fm(b)(r).
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v(1)
v(2) v(3) = v(2+1)
v(4) = v(2·2)
v(5) = v(2·2+1)
v(6) = v(
8
2
+2)v(
8
2
+2+1) = v(7)
Figure 23: Optimal circuit walks from v(1) to v(4) and v(5) and edges of corresponding direction.
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